OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4466d 02h /uart_block/trunk/
18 sdsd leonardoaraujo.santos 4466d 09h /uart_block/trunk/
17 Working on slave testbench and fixing some bugs leonardoaraujo.santos 4466d 10h /uart_block/trunk/
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4466d 10h /uart_block/trunk/
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4466d 11h /uart_block/trunk/
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4467d 07h /uart_block/trunk/
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4467d 08h /uart_block/trunk/
12 Working on the communication blocks leonardoaraujo.santos 4467d 09h /uart_block/trunk/
11 Adding uart_communication_block leonardoaraujo.santos 4467d 11h /uart_block/trunk/
10 Working on the control unit part leonardoaraujo.santos 4467d 15h /uart_block/trunk/
9 Adding Control unit for uart block leonardoaraujo.santos 4468d 03h /uart_block/trunk/
8 Solving some bugs in baud_generator.vhd leonardoaraujo.santos 4468d 13h /uart_block/trunk/
7 Remember to clean project files leonardoaraujo.santos 4469d 10h /uart_block/trunk/
6 Adding baud generator leonardoaraujo.santos 4469d 10h /uart_block/trunk/
5 Adding sequential division (32 cycles per 32 bit word) leonardoaraujo.santos 4474d 12h /uart_block/trunk/
4 Working on receiver leonardoaraujo.santos 4476d 12h /uart_block/trunk/
3 Deleting unused files and changing tests leonardoaraujo.santos 4476d 12h /uart_block/trunk/
2 Starting here .... leonardoaraujo.santos 4476d 14h /uart_block/trunk/
1 The project and the structure was created root 4477d 05h /uart_block/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.