OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [_xmsgs/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4446d 04h /uart_block/trunk/hdl/iseProject/_xmsgs/
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4446d 05h /uart_block/trunk/hdl/iseProject/_xmsgs/
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4446d 13h /uart_block/trunk/hdl/iseProject/_xmsgs/
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4446d 14h /uart_block/trunk/hdl/iseProject/_xmsgs/
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4447d 10h /uart_block/trunk/hdl/iseProject/_xmsgs/
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4447d 11h /uart_block/trunk/hdl/iseProject/_xmsgs/
11 Adding uart_communication_block leonardoaraujo.santos 4447d 14h /uart_block/trunk/hdl/iseProject/_xmsgs/
10 Working on the control unit part leonardoaraujo.santos 4447d 18h /uart_block/trunk/hdl/iseProject/_xmsgs/
9 Adding Control unit for uart block leonardoaraujo.santos 4448d 06h /uart_block/trunk/hdl/iseProject/_xmsgs/
8 Solving some bugs in baud_generator.vhd leonardoaraujo.santos 4448d 16h /uart_block/trunk/hdl/iseProject/_xmsgs/
6 Adding baud generator leonardoaraujo.santos 4449d 13h /uart_block/trunk/hdl/iseProject/_xmsgs/
4 Working on receiver leonardoaraujo.santos 4456d 15h /uart_block/trunk/hdl/iseProject/_xmsgs/
2 Starting here .... leonardoaraujo.santos 4456d 17h /uart_block/trunk/hdl/iseProject/_xmsgs/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.