OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [xst/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Working on testbench and refactoring... now we could start some tests on the board... leonardoaraujo.santos 4536d 05h /uart_block/trunk/hdl/iseProject/xst/
22 Refactoring the uart_control leonardoaraujo.santos 4536d 08h /uart_block/trunk/hdl/iseProject/xst/
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4536d 15h /uart_block/trunk/hdl/iseProject/xst/
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4536d 23h /uart_block/trunk/hdl/iseProject/xst/
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4537d 00h /uart_block/trunk/hdl/iseProject/xst/
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4537d 08h /uart_block/trunk/hdl/iseProject/xst/
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4537d 09h /uart_block/trunk/hdl/iseProject/xst/
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4538d 05h /uart_block/trunk/hdl/iseProject/xst/
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4538d 06h /uart_block/trunk/hdl/iseProject/xst/
11 Adding uart_communication_block leonardoaraujo.santos 4538d 09h /uart_block/trunk/hdl/iseProject/xst/
6 Adding baud generator leonardoaraujo.santos 4540d 08h /uart_block/trunk/hdl/iseProject/xst/
4 Working on receiver leonardoaraujo.santos 4547d 10h /uart_block/trunk/hdl/iseProject/xst/
2 Starting here .... leonardoaraujo.santos 4547d 12h /uart_block/trunk/hdl/iseProject/xst/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.