OpenCores
URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 ADDED: Block diagram of the UART_FPGA_slow_control_main_diagram
1) pdf format
2) Microsoft visio source file (sorry...)
aborga 4686d 11h /uart_fpga_slow_control/
10 MODIFIED: added further description and examples aborga 4686d 17h /uart_fpga_slow_control/
9 ADDED: HowToSVN.txt to handle repositories with windows Tortoise SVN aborga 4686d 18h /uart_fpga_slow_control/
8 ADDED: some more documentation

1) screenshot of a full read and write sequence with questasim
2) example hex commands to be sent via RealTerm
aborga 4686d 19h /uart_fpga_slow_control/
7 MODIFIED: line 359 baudrate set aborga 4686d 19h /uart_fpga_slow_control/
6 CREATED: how to change baudrate text file aborga 4686d 19h /uart_fpga_slow_control/
5 aborga 4686d 19h /uart_fpga_slow_control/
4 DELETED: moved to a code folder aborga 4686d 19h /uart_fpga_slow_control/
3 CREATED: first code upload! :) aborga 4686d 19h /uart_fpga_slow_control/
2 CREATED: first code upload! :) aborga 4686d 19h /uart_fpga_slow_control/
1 The project and the structure was created root 4686d 20h /uart_fpga_slow_control/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.