OpenCores
URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 MODIFIED: small description improvement aborga 4603d 14h /uart_fpga_slow_control/
26 ADDED: screenshot of the simulation output with tb_uart_control.vhd (project tested with modelsim 6) aborga 4677d 12h /uart_fpga_slow_control/
25 MODIFIED: small comment improvement aborga 4677d 14h /uart_fpga_slow_control/
24 UPDATED: added folder testbenches with a generic tb_UART_control.vhd testbench aborga 4677d 14h /uart_fpga_slow_control/
23 MODIFIED:

renamed lantronix_input and lantronix_output (historical)
to uart_din and uart_dout for consistency

propagated also changes in all comments		 aborga 4677d 15h /uart_fpga_slow_control/
22 aborga 4677d 16h /uart_fpga_slow_control/
21 MODIFIED:

renamed lantronix_input and lantronix_output (historical)
to uart_din and uart_dout for consistency

propagated also changes in all comments		 aborga 4677d 16h /uart_fpga_slow_control/
20 MODIFIED: block diagram with new namings for uart din and dout aborga 4677d 16h /uart_fpga_slow_control/
19 MODIFIED:

renamed lantronix_input and lantronix_output (historical)
to uart_din and uart_dout for consistency

propagated also changes in all comments		 aborga 4677d 16h /uart_fpga_slow_control/
18 MODIFIED: removed unnecessary libraries aborga 4678d 13h /uart_fpga_slow_control/
17 DELETED: useless package folder aborga 4678d 15h /uart_fpga_slow_control/
16 MODIFIED: added

uart_rst_i : in std_logic;
uart_leds_o : out std_logic_vector(7 downto 0);

in the entity declaration		 aborga 4678d 15h /uart_fpga_slow_control/
15 UPDATED: email address aborga 4680d 14h /uart_fpga_slow_control/
14 ADDED: backup of the project description aborga 4681d 06h /uart_fpga_slow_control/
13 UDATED: simple documentation aborga 4681d 08h /uart_fpga_slow_control/
12 ADDED: original documentation of the UART_16550 core by LeFevre aborga 4681d 08h /uart_fpga_slow_control/
11 ADDED: Block diagram of the UART_FPGA_slow_control_main_diagram
1) pdf format
2) Microsoft visio source file (sorry...)		 aborga 4681d 08h /uart_fpga_slow_control/
10 MODIFIED: added further description and examples aborga 4681d 14h /uart_fpga_slow_control/
9 ADDED: HowToSVN.txt to handle repositories with windows Tortoise SVN aborga 4681d 14h /uart_fpga_slow_control/
8 ADDED: some more documentation

1) screenshot of a full read and write sequence with questasim
2) example hex commands to be sent via RealTerm		 aborga 4681d 15h /uart_fpga_slow_control/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.