OpenCores
URL https://opencores.org/ocsvn/usb_dongle_fpga/usb_dongle_fpga/trunk

Subversion Repositories usb_dongle_fpga

[/] [usb_dongle_fpga/] [tags/] [version_1_5/] - Rev 53

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 New directory structure. root 5584d 17h /usb_dongle_fpga/tags/version_1_5/
45 This commit was manufactured by cvs2svn to create tag 'version_1_5'. 5910d 19h /tags/version_1_5/
36 Initial commit of EPCS1 (FPGA configuration memory) programmet to update dongle firmware nuubik 5945d 18h /trunk/
35 Fixed postcode nibbles swapped issue added D0 D11 commands for IO port 0x88
(enable/disable memory reads)
nuubik 5945d 18h /trunk/
34 For download of v5 dongle tool and manual nuubik 5947d 19h /trunk/
33 For download of v5 web release nuubik 5947d 20h /trunk/
32 For download of v5 datasheet nuubik 5947d 20h /trunk/
31 Newest available schematic nuubik 5948d 13h /trunk/
30 Fixed some typos in document nuubik 5948d 13h /trunk/
29 Added link to cheap ($40) ByteBlaster clone cable to update notice and fix'ed help typo nuubik 5948d 13h /trunk/
28 Quartus project files for HW code 5 project files nuubik 5949d 14h /trunk/
27 Initial commit of post code logger block and fifo used in the logger nuubik 5949d 14h /trunk/
26 Added flash_sts status check as flash_sts pin works now (flas_sts had 2 inputs pins what caused it not to work propery now one is highZ output).
Added post code logger block and LPC IO write flow control and flash lock when flash is programmed
nuubik 5949d 14h /trunk/
25 Added flash_sts status check as flash_sts pin works now (flas_sts had 2 inputs pins what caused it not to work propery now one is highZ output).
Added 64K byte block read when read length is 0
nuubik 5949d 14h /trunk/
24 Added changes for new dongle HW code 5 features nuubik 5949d 14h /trunk/
23 Inlined dongle spesific Uspp code to dongle.py script separate Uspp is no longer needed.
Forced serial port to hw flow control mode.
Added support for new dongle HW code 5 to support fast read and fast write modes
nuubik 5949d 14h /trunk/
22 Inlined dongle spesific Uspp code to dongle.py script separate Uspp is no longer needed nuubik 5949d 14h /trunk/
20 Fix'ed TAR cycle second part this is not critical update nuubik 5962d 17h /trunk/
19 Fix'ed cycle type init code copy/pase mistake nuubik 5962d 18h /trunk/
18 Fixed in reset init of some trigers (this should not have generated extra hardware in FPGA but just to be on the safe side) nuubik 5963d 18h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.