OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Fixed bugs related to accessing low speed device via hub sfielding 5148d 13h /usbhostslave/trunk/RTL/
40 New directory structure. root 5726d 03h /usbhostslave/trunk/RTL/
39 usbhostslave - Added option for NXP PHY. Added more support for Icarus simulation sfielding 5839d 09h /trunk/RTL/
38 usbHostSlave - Added missing files sfielding 5923d 12h /trunk/RTL/
37 usbHostSlave - Release 2.0. Seperate host and slave top level modules, in addition the original combined host/slave. Improved cross clock domain synchronisation. Fixed wishbone ack bug. Improved fifo reset synchronisation. Added registers to support USB-PHY, ie USB voltage detect, pull-up enable, and full/low speed selection. Removed Altera SOPC component, removed SystemC testbench, and Aldec simulation. Added Icarus Verilog simulation. Added usbDevice sub-project sfielding 5923d 13h /trunk/RTL/
36 Revision 1.3 - Fixed input metastability and delay hazard issue sfielding 6079d 01h /trunk/RTL/
34 *** empty log message *** sfielding 6602d 07h /trunk/RTL/
33 *** empty log message *** sfielding 6602d 10h /trunk/RTL/
28 *** empty log message *** sfielding 6603d 11h /trunk/RTL/
25 *** empty log message *** sfielding 6603d 15h /trunk/RTL/
22 Release 1.2 sfielding 6604d 09h /trunk/RTL/
20 Fixed RX clock recovery bug, and RX time out bug sfielding 6835d 08h /trunk/RTL/
18 Added dual clock, fixed slave bug, added reset register sfielding 6939d 22h /trunk/RTL/
16 Added bus access to SOF timer sfielding 7079d 01h /trunk/RTL/
14 Added LS keep alive, fixed clock recovery bug sfielding 7188d 09h /trunk/RTL/
12 try again sfielding 7219d 00h /trunk/RTL/
10 Added version number sfielding 7235d 08h /trunk/RTL/
9 Fixed bus turn-around problems, added version number sfielding 7236d 00h /trunk/RTL/
7 Fixed some blocking assignments, changed module name, fixed SOF_TX_TIME sfielding 7255d 23h /trunk/RTL/
6 Added Altera wrapper sfielding 7268d 22h /trunk/RTL/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.