OpenCores
URL https://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk

Subversion Repositories versatile_counter

[/] [versatile_counter/] [trunk/] [rtl/] [verilog/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 updated level output to be correct without clear and rew unneback 4969d 06h /versatile_counter/trunk/rtl/verilog/
33 changed level compare from q to qi to be able to handle situation where qi is not output as q unneback 5066d 07h /versatile_counter/trunk/rtl/verilog/
32 unneback 5255d 04h /versatile_counter/trunk/rtl/verilog/
30 small error fixes unneback 5260d 23h /versatile_counter/trunk/rtl/verilog/
29 small error fixes unneback 5260d 23h /versatile_counter/trunk/rtl/verilog/
28 small error fixes unneback 5260d 23h /versatile_counter/trunk/rtl/verilog/
27 small error fixes unneback 5260d 23h /versatile_counter/trunk/rtl/verilog/
26 small error fixes unneback 5260d 23h /versatile_counter/trunk/rtl/verilog/
25 small error fixes unneback 5261d 00h /versatile_counter/trunk/rtl/verilog/
24 unneback 5261d 04h /versatile_counter/trunk/rtl/verilog/
23 unneback 5261d 04h /versatile_counter/trunk/rtl/verilog/
22 unneback 5261d 04h /versatile_counter/trunk/rtl/verilog/
21 CSV PHP class used by generator unneback 5261d 04h /versatile_counter/trunk/rtl/verilog/
20 major updated
PHP script generator		 unneback 5262d 21h /versatile_counter/trunk/rtl/verilog/
13 added reset value as a define unneback 5517d 08h /versatile_counter/trunk/rtl/verilog/
12 added reset value as a define unneback 5517d 08h /versatile_counter/trunk/rtl/verilog/
11 updated naming of polynom signal to reflect changes on versatile_counter unneback 5517d 11h /versatile_counter/trunk/rtl/verilog/
10 added Makefile
converted Verilog files to unix style text files		 unneback 5524d 09h /versatile_counter/trunk/rtl/verilog/
9 zq reset to 1'b1 unneback 5591d 22h /versatile_counter/trunk/rtl/verilog/
7 added define for rewind unneback 5591d 22h /versatile_counter/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.