OpenCores
URL https://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk

Subversion Repositories versatile_fifo

[/] [versatile_fifo/] [trunk/] [rtl/] [verilog/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 doc updated
gray_counter_defines added
dual port RAM updated
unneback 5489d 15h /versatile_fifo/trunk/rtl/verilog/
13 adr update unneback 5535d 00h /versatile_fifo/trunk/rtl/verilog/
12 no mux on dual port mem read unneback 5547d 17h /versatile_fifo/trunk/rtl/verilog/
11 name conflict
wptr1 changed to wptr1_cnt etc
unneback 5547d 20h /versatile_fifo/trunk/rtl/verilog/
10 rptr2 unneback 5547d 21h /versatile_fifo/trunk/rtl/verilog/
9 unneback 5553d 17h /versatile_fifo/trunk/rtl/verilog/
8 unneback 5553d 17h /versatile_fifo/trunk/rtl/verilog/
7 unneback 5553d 17h /versatile_fifo/trunk/rtl/verilog/
6 unneback 5553d 20h /versatile_fifo/trunk/rtl/verilog/
5 async compare for fifo full and empty unneback 5553d 20h /versatile_fifo/trunk/rtl/verilog/
4 unneback 5554d 00h /versatile_fifo/trunk/rtl/verilog/
2 unneback 5554d 01h /versatile_fifo/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.