URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] - Rev 30

Rev	Log message	Author	Age	Path
30	updated counter for level1 and level2 function	unneback	4935d 19h	/versatile_library/trunk/rtl/
29	updated counter for level1 and level2 function	unneback	4935d 19h	/versatile_library/trunk/rtl/
28	added sync simplex FIFO	unneback	4936d 20h	/versatile_library/trunk/rtl/
27	added sync simplex FIFO	unneback	4936d 20h	/versatile_library/trunk/rtl/
26	typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q	unneback	4936d 22h	/versatile_library/trunk/rtl/
25	added sync FIFO	unneback	4937d 11h	/versatile_library/trunk/rtl/
24	added vl_dff_ce_set	unneback	4938d 19h	/versatile_library/trunk/rtl/
23	fixed port map error in async fifo 1r1w	unneback	4939d 09h	/versatile_library/trunk/rtl/
22	added binary counters	unneback	4939d 15h	/versatile_library/trunk/rtl/
21	reg -> wire in and or mux in logic	unneback	4940d 11h	/versatile_library/trunk/rtl/
18	naming convention vl_	unneback	4941d 22h	/versatile_library/trunk/rtl/
17		unneback	5005d 11h	/versatile_library/trunk/rtl/
15	added delay line	unneback	5011d 19h	/versatile_library/trunk/rtl/
14	reg -> wire for various signals	unneback	5012d 00h	/versatile_library/trunk/rtl/
13	cosmetic update	unneback	5012d 02h	/versatile_library/trunk/rtl/
12	added wishbone comliant modules	unneback	5012d 22h	/versatile_library/trunk/rtl/
11	async fifo simplex	unneback	5013d 12h	/versatile_library/trunk/rtl/
10	added dff_ce_clear	unneback	5015d 11h	/versatile_library/trunk/rtl/
8	added dff_ce_clear	unneback	5015d 12h	/versatile_library/trunk/rtl/
7	mem update	unneback	5015d 12h	/versatile_library/trunk/rtl/