OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5337d 01h /versatile_mem_ctrl/
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5341d 04h /versatile_mem_ctrl/
20 Minor update of sdc-file. mikaeljf 5343d 05h /versatile_mem_ctrl/
19 Added do-file for Modelsim waveform viewer. mikaeljf 5349d 10h /versatile_mem_ctrl/
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5350d 07h /versatile_mem_ctrl/
17 Modified rtl Makefile and tb_defines.v mikaeljf 5353d 06h /versatile_mem_ctrl/
16 Added fizzim.pl mikaeljf 5353d 06h /versatile_mem_ctrl/
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5354d 06h /versatile_mem_ctrl/
14 Added external feedback of DDR SDRAM clock. mikaeljf 5444d 09h /versatile_mem_ctrl/
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5444d 12h /versatile_mem_ctrl/
12 Minor update of whishbone FSMs in TB mikaeljf 5454d 12h /versatile_mem_ctrl/
11 Initial version with support for DDR mikaeljf 5455d 00h /versatile_mem_ctrl/
10 unneback 5482d 08h /versatile_mem_ctrl/
9 testbench unneback 5482d 08h /versatile_mem_ctrl/
8 unneback 5578d 04h /versatile_mem_ctrl/
7 unneback 5578d 04h /versatile_mem_ctrl/
6 unneback 5578d 04h /versatile_mem_ctrl/
5 pass initial testing unneback 5578d 05h /versatile_mem_ctrl/
4 unneback 5579d 08h /versatile_mem_ctrl/
3 unneback 5579d 10h /versatile_mem_ctrl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.