URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] - Rev 30

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
30	Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts.	mikaeljf	5231d 14h	/versatile_mem_ctrl/
29	Adapted the test bench to the new wishbone interface.	mikaeljf	5235d 14h	/versatile_mem_ctrl/
28	Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'.	mikaeljf	5235d 16h	/versatile_mem_ctrl/
27		unneback	5239d 07h	/versatile_mem_ctrl/
26	compiles OK, not simulated	unneback	5241d 06h	/versatile_mem_ctrl/
25		unneback	5241d 09h	/versatile_mem_ctrl/
24	Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions.	mikaeljf	5241d 20h	/versatile_mem_ctrl/
23	Removed redundant code.	mikaeljf	5249d 13h	/versatile_mem_ctrl/
22	Updated the Altera timing constraints file, also minor updates of defines file and Makefile.	mikaeljf	5251d 09h	/versatile_mem_ctrl/
21	Updated the Altera timing constraints file (.sdc).	mikaeljf	5255d 12h	/versatile_mem_ctrl/
20	Minor update of sdc-file.	mikaeljf	5257d 13h	/versatile_mem_ctrl/
19	Added do-file for Modelsim waveform viewer.	mikaeljf	5263d 18h	/versatile_mem_ctrl/
18	Updated the rtl/verilog Makefile and the bench Makefile.	mikaeljf	5264d 15h	/versatile_mem_ctrl/
17	Modified rtl Makefile and tb_defines.v	mikaeljf	5267d 14h	/versatile_mem_ctrl/
16	Added fizzim.pl	mikaeljf	5267d 14h	/versatile_mem_ctrl/
15	Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera.	mikaeljf	5268d 14h	/versatile_mem_ctrl/
14	Added external feedback of DDR SDRAM clock.	mikaeljf	5358d 17h	/versatile_mem_ctrl/
13	Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback.	mikaeljf	5358d 20h	/versatile_mem_ctrl/
12	Minor update of whishbone FSMs in TB	mikaeljf	5368d 20h	/versatile_mem_ctrl/
11	Initial version with support for DDR	mikaeljf	5369d 08h	/versatile_mem_ctrl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] - Rev 30

Filtering Options