URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] - Rev 53

Rev	Log message	Author	Age	Path
53		unneback	5237d 06h	/versatile_mem_ctrl/
52	act exit for read updated	unneback	5238d 08h	/versatile_mem_ctrl/
51	act exit for read updated	unneback	5238d 08h	/versatile_mem_ctrl/
50	Fixed up make file - THIS MAY BREAK THINGS, but it's a lot neater and easier to use, also dependencies are now properly configured, and we don't remake things unecessarily	julius	5238d 10h	/versatile_mem_ctrl/
49	Added versatile_fifo_dual_port_ram_dc_sw.v rule to makefile, getting it from versatile fifo project	julius	5238d 12h	/versatile_mem_ctrl/
48	dq_oe fix	unneback	5238d 12h	/versatile_mem_ctrl/
47	support for registered outputs on ras, cas and we	unneback	5238d 12h	/versatile_mem_ctrl/
46	cosmetic updates	unneback	5238d 13h	/versatile_mem_ctrl/
45	added	unneback	5238d 15h	/versatile_mem_ctrl/
44	registered row comparison	unneback	5240d 15h	/versatile_mem_ctrl/
43		unneback	5240d 21h	/versatile_mem_ctrl/
42	added pipeline stage for egress FIFO readot	unneback	5241d 05h	/versatile_mem_ctrl/
41	Added two alternate data capture functions.	mikaeljf	5241d 12h	/versatile_mem_ctrl/
40	updated fifo interfaces with re/rd and we/wr	unneback	5241d 19h	/versatile_mem_ctrl/
39	updated FIFO and SDR 16	unneback	5242d 07h	/versatile_mem_ctrl/
38	casex in rw state to save logic	unneback	5244d 14h	/versatile_mem_ctrl/
37		unneback	5245d 05h	/versatile_mem_ctrl/
36		unneback	5245d 05h	/versatile_mem_ctrl/
35	work for limited test case	unneback	5245d 13h	/versatile_mem_ctrl/
34	added	unneback	5245d 13h	/versatile_mem_ctrl/