OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5152d 09h /versatile_mem_ctrl/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5160d 07h /versatile_mem_ctrl/
76 Changed SDR16 synthesis useioff location, fsm_wb acking logic, default SDR build is for 16m part now julius 5165d 08h /versatile_mem_ctrl/
75 mikaeljf 5165d 09h /versatile_mem_ctrl/
74 Minor update of rtl Makefile. mikaeljf 5169d 08h /versatile_mem_ctrl/
73 Minor updates to fix lost revisions 69 and 70. mikaeljf 5169d 09h /versatile_mem_ctrl/
72 Restored lost revisions 69 and 70. mikaeljf 5169d 10h /versatile_mem_ctrl/
71 Replacing versatile_mem_ctrl_top with revisino 68 version but with top level ack fix. May lose some of revision 69 and 70 changes julius 5169d 11h /versatile_mem_ctrl/
70 mikaeljf 5172d 17h /versatile_mem_ctrl/
69 mikaeljf 5173d 14h /versatile_mem_ctrl/
68 cleaqnup unneback 5175d 02h /versatile_mem_ctrl/
67 added FSM for wb if unneback 5175d 02h /versatile_mem_ctrl/
66 unneback 5175d 05h /versatile_mem_ctrl/
65 added unneback 5175d 05h /versatile_mem_ctrl/
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5176d 05h /versatile_mem_ctrl/
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5176d 12h /versatile_mem_ctrl/
62 Added note to sdr_16_defines.v asking if it's still used julius 5176d 14h /versatile_mem_ctrl/
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5180d 12h /versatile_mem_ctrl/
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5180d 12h /versatile_mem_ctrl/
59 counter changed to shift register unneback 5180d 14h /versatile_mem_ctrl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.