OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 added new block diagram pictures and texi source unneback 4986d 18h /versatile_mem_ctrl/trunk/
102 cleaning up unneback 4989d 00h /versatile_mem_ctrl/trunk/
101 cleaning up unneback 4989d 00h /versatile_mem_ctrl/trunk/
100 unneback 4989d 00h /versatile_mem_ctrl/trunk/
99 updated stimuli with automatic check unneback 4989d 00h /versatile_mem_ctrl/trunk/
98 updates unneback 5092d 05h /versatile_mem_ctrl/trunk/
97 updated tb and sdram16 unneback 5092d 18h /versatile_mem_ctrl/trunk/
96 doc update unneback 5123d 06h /versatile_mem_ctrl/trunk/
95 new files unneback 5127d 19h /versatile_mem_ctrl/trunk/
94 new TB unneback 5136d 03h /versatile_mem_ctrl/trunk/
86 mikaeljf 5199d 07h /versatile_mem_ctrl/trunk/
85 Added a versatile_mem_ctrl specific version of the flag generation module in the versatile fifo. mikaeljf 5200d 07h /versatile_mem_ctrl/trunk/
84 mikaeljf 5204d 06h /versatile_mem_ctrl/trunk/
83 mikaeljf 5205d 02h /versatile_mem_ctrl/trunk/
82 mikaeljf 5205d 06h /versatile_mem_ctrl/trunk/
81 mikaeljf 5206d 02h /versatile_mem_ctrl/trunk/
80 mikaeljf 5206d 04h /versatile_mem_ctrl/trunk/
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5243d 17h /versatile_mem_ctrl/trunk/
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5246d 00h /versatile_mem_ctrl/trunk/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5253d 23h /versatile_mem_ctrl/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.