OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 updated fifo interfaces with re/rd and we/wr unneback 5248d 22h /versatile_mem_ctrl/trunk/
39 updated FIFO and SDR 16 unneback 5249d 10h /versatile_mem_ctrl/trunk/
38 casex in rw state to save logic unneback 5251d 17h /versatile_mem_ctrl/trunk/
37 unneback 5252d 08h /versatile_mem_ctrl/trunk/
36 unneback 5252d 08h /versatile_mem_ctrl/trunk/
35 work for limited test case unneback 5252d 16h /versatile_mem_ctrl/trunk/
34 added unneback 5252d 16h /versatile_mem_ctrl/trunk/
33 work for limited test case, no cke inhibit for fifo empty unneback 5252d 18h /versatile_mem_ctrl/trunk/
32 Updated the testbench to match the new wishbone interface. mikaeljf 5255d 22h /versatile_mem_ctrl/trunk/
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5257d 15h /versatile_mem_ctrl/trunk/
30 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5257d 15h /versatile_mem_ctrl/trunk/
29 Adapted the test bench to the new wishbone interface. mikaeljf 5261d 15h /versatile_mem_ctrl/trunk/
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5261d 17h /versatile_mem_ctrl/trunk/
27 unneback 5265d 09h /versatile_mem_ctrl/trunk/
26 compiles OK, not simulated unneback 5267d 08h /versatile_mem_ctrl/trunk/
25 unneback 5267d 11h /versatile_mem_ctrl/trunk/
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5267d 22h /versatile_mem_ctrl/trunk/
23 Removed redundant code. mikaeljf 5275d 15h /versatile_mem_ctrl/trunk/
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5277d 10h /versatile_mem_ctrl/trunk/
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5281d 14h /versatile_mem_ctrl/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.