OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5327d 04h /versatile_mem_ctrl/trunk/rtl/
11 Initial version with support for DDR mikaeljf 5337d 17h /versatile_mem_ctrl/trunk/rtl/
7 unneback 5460d 21h /versatile_mem_ctrl/trunk/rtl/
6 unneback 5460d 21h /versatile_mem_ctrl/trunk/rtl/
5 pass initial testing unneback 5460d 22h /versatile_mem_ctrl/trunk/rtl/
4 unneback 5462d 01h /versatile_mem_ctrl/trunk/rtl/
3 unneback 5462d 03h /versatile_mem_ctrl/trunk/rtl/
2 initial unneback 5468d 01h /versatile_mem_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.