OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5259d 02h /versatile_mem_ctrl/trunk/rtl/
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5263d 05h /versatile_mem_ctrl/trunk/rtl/
20 Minor update of sdc-file. mikaeljf 5265d 07h /versatile_mem_ctrl/trunk/rtl/
19 Added do-file for Modelsim waveform viewer. mikaeljf 5271d 11h /versatile_mem_ctrl/trunk/rtl/
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5272d 08h /versatile_mem_ctrl/trunk/rtl/
17 Modified rtl Makefile and tb_defines.v mikaeljf 5275d 07h /versatile_mem_ctrl/trunk/rtl/
16 Added fizzim.pl mikaeljf 5275d 08h /versatile_mem_ctrl/trunk/rtl/
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5276d 08h /versatile_mem_ctrl/trunk/rtl/
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5366d 13h /versatile_mem_ctrl/trunk/rtl/
11 Initial version with support for DDR mikaeljf 5377d 01h /versatile_mem_ctrl/trunk/rtl/
7 unneback 5500d 06h /versatile_mem_ctrl/trunk/rtl/
6 unneback 5500d 06h /versatile_mem_ctrl/trunk/rtl/
5 pass initial testing unneback 5500d 06h /versatile_mem_ctrl/trunk/rtl/
4 unneback 5501d 09h /versatile_mem_ctrl/trunk/rtl/
3 unneback 5501d 12h /versatile_mem_ctrl/trunk/rtl/
2 initial unneback 5507d 10h /versatile_mem_ctrl/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.