OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] - Rev 33

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
33 work for limited test case, no cke inhibit for fifo empty unneback 5188d 23h /versatile_mem_ctrl/trunk/rtl/
32 Updated the testbench to match the new wishbone interface. mikaeljf 5192d 03h /versatile_mem_ctrl/trunk/rtl/
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5193d 20h /versatile_mem_ctrl/trunk/rtl/
30 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5193d 20h /versatile_mem_ctrl/trunk/rtl/
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5197d 22h /versatile_mem_ctrl/trunk/rtl/
27 unneback 5201d 14h /versatile_mem_ctrl/trunk/rtl/
26 compiles OK, not simulated unneback 5203d 13h /versatile_mem_ctrl/trunk/rtl/
25 unneback 5203d 16h /versatile_mem_ctrl/trunk/rtl/
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5204d 03h /versatile_mem_ctrl/trunk/rtl/
23 Removed redundant code. mikaeljf 5211d 20h /versatile_mem_ctrl/trunk/rtl/
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5213d 15h /versatile_mem_ctrl/trunk/rtl/
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5217d 19h /versatile_mem_ctrl/trunk/rtl/
20 Minor update of sdc-file. mikaeljf 5219d 20h /versatile_mem_ctrl/trunk/rtl/
19 Added do-file for Modelsim waveform viewer. mikaeljf 5226d 01h /versatile_mem_ctrl/trunk/rtl/
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5226d 22h /versatile_mem_ctrl/trunk/rtl/
17 Modified rtl Makefile and tb_defines.v mikaeljf 5229d 21h /versatile_mem_ctrl/trunk/rtl/
16 Added fizzim.pl mikaeljf 5229d 21h /versatile_mem_ctrl/trunk/rtl/
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5230d 21h /versatile_mem_ctrl/trunk/rtl/
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5321d 02h /versatile_mem_ctrl/trunk/rtl/
11 Initial version with support for DDR mikaeljf 5331d 15h /versatile_mem_ctrl/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.