OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] - Rev 110

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
110 files deleted unneback 4700d 22h /versatile_mem_ctrl/trunk/rtl/verilog/
107 corrected signal type for ba unneback 4857d 03h /versatile_mem_ctrl/trunk/rtl/verilog/
106 added texinfo User guide and updated fsm unneback 4874d 14h /versatile_mem_ctrl/trunk/rtl/verilog/
105 versatile_mem modules naming unneback 4881d 20h /versatile_mem_ctrl/trunk/rtl/verilog/
104 versatile_mem modules naming unneback 4881d 20h /versatile_mem_ctrl/trunk/rtl/verilog/
102 cleaning up unneback 4912d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
101 cleaning up unneback 4912d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
100 unneback 4912d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
98 updates unneback 5016d 01h /versatile_mem_ctrl/trunk/rtl/verilog/
97 updated tb and sdram16 unneback 5016d 15h /versatile_mem_ctrl/trunk/rtl/verilog/
95 new files unneback 5051d 15h /versatile_mem_ctrl/trunk/rtl/verilog/
86 mikaeljf 5123d 04h /versatile_mem_ctrl/trunk/rtl/verilog/
85 Added a versatile_mem_ctrl specific version of the flag generation module in the versatile fifo. mikaeljf 5124d 04h /versatile_mem_ctrl/trunk/rtl/verilog/
84 mikaeljf 5128d 03h /versatile_mem_ctrl/trunk/rtl/verilog/
82 mikaeljf 5129d 02h /versatile_mem_ctrl/trunk/rtl/verilog/
81 mikaeljf 5129d 23h /versatile_mem_ctrl/trunk/rtl/verilog/
80 mikaeljf 5130d 00h /versatile_mem_ctrl/trunk/rtl/verilog/
79 Added defines that fix bugs with slow wishbone clocks doing burst writes julius 5167d 14h /versatile_mem_ctrl/trunk/rtl/verilog/
78 Burst writing working again, although its mostly hardcoded to burst 4. Also added a fix for when the RAM and bus clocks are about the same speed, to avoid buffer overrun julius 5169d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
77 SDR 16 registering of current_fifo_empty signal in top, appropriate control alterations in fsm_sdr_16 julius 5177d 19h /versatile_mem_ctrl/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.