OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk/] [rtl/] [verilog/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 mikaeljf 5167d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
68 cleaqnup unneback 5169d 09h /versatile_mem_ctrl/trunk/rtl/verilog/
67 added FSM for wb if unneback 5169d 09h /versatile_mem_ctrl/trunk/rtl/verilog/
66 unneback 5169d 12h /versatile_mem_ctrl/trunk/rtl/verilog/
65 added unneback 5169d 12h /versatile_mem_ctrl/trunk/rtl/verilog/
64 Changed sdr 16 FSM to use defines instead of parameters which were somehow screwing up synplify, reinstated used of sdr_16_defines.v file julius 5170d 11h /versatile_mem_ctrl/trunk/rtl/verilog/
63 Fixed a couple of sdr_16 bugs to do with tracking of opened banks julius 5170d 19h /versatile_mem_ctrl/trunk/rtl/verilog/
62 Added note to sdr_16_defines.v asking if it's still used julius 5170d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
61 Fixed blocking/nonblocking assign issue in sdr_16 fsm julius 5174d 19h /versatile_mem_ctrl/trunk/rtl/verilog/
60 Added synthesis directives ensuring registering of right signals in IOBs for sdr16 controller. Removed comment stripping from vppreproc command for sdr_16 creation. julius 5174d 19h /versatile_mem_ctrl/trunk/rtl/verilog/
59 counter changed to shift register unneback 5174d 21h /versatile_mem_ctrl/trunk/rtl/verilog/
58 sdr_16 fixes for timing - extra egress register stage, appropriate changes in sdr_16 fsm julius 5175d 22h /versatile_mem_ctrl/trunk/rtl/verilog/
57 added support for early termination of burst access unneback 5177d 00h /versatile_mem_ctrl/trunk/rtl/verilog/
56 corrected fifo_rd_data in state w4d unneback 5178d 17h /versatile_mem_ctrl/trunk/rtl/verilog/
55 Fixed up sdr16 dqm output julius 5179d 12h /versatile_mem_ctrl/trunk/rtl/verilog/
54 dqm moved into FSM unneback 5180d 09h /versatile_mem_ctrl/trunk/rtl/verilog/
53 unneback 5180d 09h /versatile_mem_ctrl/trunk/rtl/verilog/
52 act exit for read updated unneback 5181d 10h /versatile_mem_ctrl/trunk/rtl/verilog/
51 act exit for read updated unneback 5181d 10h /versatile_mem_ctrl/trunk/rtl/verilog/
50 Fixed up make file - THIS MAY BREAK THINGS, but it's a lot neater and easier to use, also dependencies are now properly configured, and we don't remake things unecessarily julius 5181d 13h /versatile_mem_ctrl/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.