OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] [virtex7_pcie_dma/] [trunk/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 Changed name of toplevel, to make tree consistent oussamak 3217d 04h /virtex7_pcie_dma/trunk/
16 MODIFED:
-- top level name to wupper_oc (including scripts)		 aborga 3266d 22h /virtex7_pcie_dma/trunk/
15 MODIFIED:
-- Renamed core to Wupper (vhdl files)
-- Changed width of interrupt enable to number_of_interrupts		 fransschreuder 3266d 23h /virtex7_pcie_dma/trunk/
14 RENAMED:
-- simulation folder		 aborga 3267d 00h /virtex7_pcie_dma/trunk/
13 RENAMED:
-- script		 aborga 3267d 00h /virtex7_pcie_dma/trunk/
12 Fixed http://opencores.org/bug,view,2524 fransschreuder 3342d 00h /virtex7_pcie_dma/trunk/
11 MODIFIED:
-- updated documentation		 aborga 3354d 22h /virtex7_pcie_dma/trunk/
10 Changed:
LOC => Package_pin		 fransschreuder 3364d 22h /virtex7_pcie_dma/trunk/
9 Added actual version information (Build date and svn revision) in BOARD_ID register fransschreuder 3393d 20h /virtex7_pcie_dma/trunk/
8 Changed:
* Added support for circular DMA (wrap around)
* Fixed Read / Write interrupts		 fransschreuder 3394d 03h /virtex7_pcie_dma/trunk/
7 Changed:
* Simplified address calculation to relax timing
* Changed slow register clock from 40 MHz to 250/6=41.667MHz to relax timing
* Omit need of external clock crystal on the board (all clocks are now derived from the 100MHz pcie refclk
* Added support for the High tech Global HTG710 board		 fransschreuder 3433d 22h /virtex7_pcie_dma/trunk/
6 Changed:
* fixed bug #1 First read of registers sometimes fails. Added extra pipeline stage on read / write enable
* Fixed missing signals in sensitivity list		 fransschreuder 3439d 21h /virtex7_pcie_dma/trunk/
5 Changed:
* Added two registers to test interrupts vectors 2 and 3
* Added a register to read generic constants to show number of interrupts / number of descriptors
* fixed consistency of generic default values among different design units
* fixed route of pll_locked / register map record, to allow non-flattening of synthesis		 fransschreuder 3441d 00h /virtex7_pcie_dma/trunk/
4 fixed a typo in the interrupt table documentation fransschreuder 3452d 21h /virtex7_pcie_dma/trunk/
3 Created:
First commit of the full PCIe DMA Core
Including:
-Firmware
-Vivado .tcl scripts
-Questasim simulation scripts
-Documentation (Latex / Doxygen script)		 fransschreuder 3452d 21h /virtex7_pcie_dma/trunk/
2 Added firmware directory fransschreuder 3455d 19h /virtex7_pcie_dma/trunk/
1 The project and the structure was created root 3474d 15h /virtex7_pcie_dma/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.