OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [sys_gen/] [w11a/] [tb/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 - interim release w11a_V0.54 (untagged)
- add Nexys3 port of w11a
wfjm 4608d 02h /w11/tags/w11a_V0.6/rtl/sys_gen/w11a/tb/
10 - add sources for C++/Tcl based backend, add directories
- tools/src/...
- tools/tcl/...
- tools/dox
- tools/make
- add rlink test system
- rtl/sys_gen/tst_rlink/nexys2/...
wfjm 4854d 13h /w11/tags/w11a_V0.6/rtl/sys_gen/w11a/tb/
8 - interim release w11a_V0.51 (untagged)
- migrate to ibus protocol verion 2
- nexys2 systems now with DCM derived system clock supported
- sys_w11a_n2 now runs with 58 MHz clksys
wfjm 4980d 00h /w11/tags/w11a_V0.6/rtl/sys_gen/w11a/tb/
3 setup all svn:ignore props wfjm 5121d 05h /w11/tags/w11a_V0.6/rtl/sys_gen/w11a/tb/
2 initial source upload (no docs yet) wfjm 5121d 05h /w11/tags/w11a_V0.6/rtl/sys_gen/w11a/tb/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.