OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [xlib/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 - upgraded CRAM controller, now with 'page mode' support
- new test bench driver tbrun, give automatized test bench execution
wfjm 2827d 18h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
36 - Code base cleaned-up for vivado, fsm now inferred
- xsim support complete (but many issues to be resolved yet)
- Added configurable w11a cache
- Removed some never documented and now strategically obsolete designs
wfjm 2938d 09h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
35 - Add Arty support (BRAM only)
- Add sysmon/xadc support (for nexys4,basys3,arty designs)
- Add Vivado simulator support (DPI not yet working)
wfjm 3037d 10h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
30 - added RH70/RP/RM big disk support
- many cleanups
wfjm 3347d 08h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
29 - added support for Vivado
- added support for Nexys4 and Basys3 boards
- added RL11 disk support
- lots of documentation updated
wfjm 3413d 06h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
27 - migrate to rlink protocol version 4
- Goals for rlink v4
- 16 bit addresses (instead of 8 bit)
- more robust encoding, support for error recovery at transport level
- add features to reduce round trips
- improved attention handling
- new 'list abort' command
- For further details see README_Rlink_V4.txt
- use own C++ based tcl shell tclshcpp instead of tclsh
wfjm 3492d 09h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
25 - The div instruction gave wrong results in some corner cases when either
divisor or quotient were the largest negative integer (100000 or -32768).
This is corrected now, for details see ECO-026-div.txt
- some minor updates and fixes to support scripts
- xtwi usage and XTWI_PATH setup explained in INSTALL.txt
wfjm 3624d 11h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
22 - interim release w11a_V0.581 (untagged)
- new reference system
- switched from ISE 13.3 to 14.7.
- map/par behaviour changed, unfortunately unfavorably for w11a.
On Nexys3 no timing closure anymore for 80 MHz, only 72 MHz can
be achieved now.
- new man pages (in doc/man/man1/)
- support for Spartan-6 CMTs in PLL and DCM mode
wfjm 3697d 04h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
19 - interim release w11a_V0.562 (untagged)
- C++ and Tcl based backend server: many support classes for interfacing to
w11 system designs, and the associated Tcl bindings.
- add 'asm-11', a simple, Macro-11 syntax subset combatible, assembler.
- use now doxygen 1.8.3.1, generate c++,tcl, and vhdl source docs
wfjm 4108d 08h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
16 - interim release w11a_V0.55 (untagged)
- added xon/xoff (software flow control) support to serport library
- added test systems for serport verification
- use new serport stack in sys_w11a_* and sys_tst_rlink_* systems
wfjm 4585d 15h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
15 - interim release w11a_V0.54 (untagged)
- add Nexys3 port of w11a
wfjm 4604d 04h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
13 - interim release w11a_V0.532 (untagged)
- re-organize modules 'human I/O' interface on Digilent boards
- add test designs for 'human I/O' interface for atlys,nexys2, and s3board
- small updates in crc8 and dcm areas
- with one exception all vhdl sources use now numeric_std
wfjm 4618d 13h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
12 - interim release w11a_V0.531 (untagged)
- many small changes to prepare upcoming support for Spartan-6 and
usage of Cypress FX2 USB interface on nexys2/3 and atlys boards
wfjm 4687d 04h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
8 - interim release w11a_V0.51 (untagged)
- migrate to ibus protocol verion 2
- nexys2 systems now with DCM derived system clock supported
- sys_w11a_n2 now runs with 58 MHz clksys
wfjm 4976d 02h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
3 setup all svn:ignore props wfjm 5117d 07h /w11/tags/w11a_V0.74/rtl/vlib/xlib/
2 initial source upload (no docs yet) wfjm 5117d 07h /w11/tags/w11a_V0.74/rtl/vlib/xlib/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.