OpenCores
URL https://opencores.org/ocsvn/wb_lpc/wb_lpc/trunk

Subversion Repositories wb_lpc

[/] [wb_lpc/] [trunk/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 fixed bug: Spec vviolation for multi-byte firmware amcesses:
the multi-byte firmware accesses incorrectly follow the multi-byte DMA algorithm and issue a SYNC sequence between each byte transferred. Instead, multi-byte firmware accesses should issue a single SYNC sequence following the transfer of the multi-byte data phase		 hharte 5833d 18h /wb_lpc/trunk/
14 Update for Xilinx ISE 10.1 hharte 5834d 04h /wb_lpc/trunk/
13 Add testbench for serirq. hharte 5967d 03h /wb_lpc/trunk/
12 Add serirq support and add DCM block to de-skew LPC_CLK to off-board LPC device. hharte 5967d 18h /wb_lpc/trunk/
11 Add Serial IRQ Support hharte 5967d 18h /wb_lpc/trunk/
10 Added Serial IRQ information. hharte 5967d 18h /wb_lpc/trunk/
9 Add example projects for PCI LPC Host and LPC 7-Segment Display. hharte 5972d 16h /wb_lpc/trunk/
8 Added some details on LPC cycle type definitions, fixed some inconsistencies. hharte 5972d 16h /wb_lpc/trunk/
7 Add example projects for PCI LPC Host and LPC 7-Segment Display. hharte 5973d 02h /wb_lpc/trunk/
6 Clean up whitespace. hharte 5973d 02h /wb_lpc/trunk/
5 Fix bug in LPC Host that was causing a 2nd LPC cycle because the wishbone cycle was not completely retired when going back to the idle state.
Also clean up whitespace.		 hharte 5973d 02h /wb_lpc/trunk/
4 Adding .cvsignore files to ignore .svn directories. hharte 5975d 05h /wb_lpc/trunk/
3 Initial checkin of source files hharte 5975d 11h /wb_lpc/trunk/
2 Initial version of documentation. hharte 5976d 11h /wb_lpc/trunk/
1 Standard project directories initialized by cvs2svn. 5976d 11h /wb_lpc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.