OpenCores
URL https://opencores.org/ocsvn/wbddr3/wbddr3/trunk

Subversion Repositories wbddr3

[/] [wbddr3/] - Rev 17

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 Here are files from my current attempts to include the DDR3 SDRAM into an
Arty project. Although a part of the Arty project, and not really sub modules
to anything here, they really belong with this project.		 dgisselq 3008d 15h /wbddr3/
16 New, modified code, now works in simulation!! dgisselq 3012d 14h /wbddr3/
15 Some simple timing diagrams, illustrating how we can go about this. dgisselq 3015d 19h /wbddr3/
14 Lots of changes. Redesigned the refresh logic, and the activate/precharge
logic. While it's still not working on the hardware, it looks better than
before. (I also caught some bugs in the MRx register settings ...)		 dgisselq 3028d 10h /wbddr3/
13 Cleanup, bug fixes--sadly, the code no longer works, so while it's "better"
in that it can build at 200MHz, it no longer works in the Verilator simulation.		 dgisselq 3029d 10h /wbddr3/
12 Added the write-read and write-precharge extra delays into both module and
simulation.		 dgisselq 3030d 14h /wbddr3/
11 Fixed the bugs Xilinx's tools pointed out. dgisselq 3030d 15h /wbddr3/
10 This might just work ... at least, it passes my testbench. dgisselq 3030d 16h /wbddr3/
9 Making progress: The singular write and pipe read tests work. Random pipe
reads still failing.		 dgisselq 3030d 16h /wbddr3/
8 Singular reads and writes now work (in the Verilator simulator)--just not
pipelined reads or writes.		 dgisselq 3031d 01h /wbddr3/
7 Make lots of progress. Reset works, and refresh is within a clock measurement
or two of working properly. Singular sequential writes work as well.		 dgisselq 3032d 10h /wbddr3/
6 Lots of bug fixes. The controller now proceeds through the proper reset
logic into the first write. This includes activating the needed bank and the
next one, and then issuing the write command. It doesn't complete the write
command yet, but that's the next step.		 dgisselq 3033d 10h /wbddr3/
5 Under Verilator/simulation testing, the core now properly brings the device
up from reset. Next step: opening/closing banks.		 dgisselq 3033d 16h /wbddr3/
4 Work continues. A preliminary test-bench has been created. The core
has yet to pass through the reset cycle yet, so there's a lot of work
still to be done.		 dgisselq 3034d 08h /wbddr3/
3 Fixes some, not all, of the Verilator build/lint errors. dgisselq 3035d 00h /wbddr3/
2 Initial checkin. Pieces are not working yet, but the general approach is
starting to take shape.		 dgisselq 3035d 01h /wbddr3/
1 The project and the structure was created root 3035d 05h /wbddr3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.