OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [verilog/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 Adjusted for the new hardware flow control capability. dgisselq 2660d 19h /wbuart32/trunk/bench/verilog/
6 Lots of changes--see the git log for the full details. dgisselq 2695d 00h /wbuart32/trunk/bench/verilog/
5 Created independent peripheral, several toplevel tests, and updated documentation to match. dgisselq 2705d 10h /wbuart32/trunk/bench/verilog/
2 A first version to be checked in. The rxuart.v and txuart.v files have been
well tested elsewhere, although the test setup here has not been as well tested.
Still, type 'make test' in the base directory and you will get an assurance
that the entire thing works--if you would like.
dgisselq 2838d 19h /wbuart32/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.