OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5154d 17h /xgate/trunk/
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5154d 17h /xgate/trunk/
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5155d 19h /xgate/trunk/
70 Updated with interrupt bypass controll registers. rehayes 5155d 19h /xgate/trunk/
69 New test to verify irq interrupt priority encoder. rehayes 5155d 20h /xgate/trunk/
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5155d 20h /xgate/trunk/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5155d 20h /xgate/trunk/
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5175d 16h /xgate/trunk/
65 Parameterize delays based on number of RAM wait states. rehayes 5175d 16h /xgate/trunk/
64 Fixed more bugs related to wait states and debug mode. rehayes 5175d 16h /xgate/trunk/
63 Remove historical output ports that are no longer used. rehayes 5185d 15h /xgate/trunk/
62 Cleanup implicit wire declarations. rehayes 5185d 15h /xgate/trunk/
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5192d 15h /xgate/trunk/
60 Add ability at insert wait states on RAM access rehayes 5192d 15h /xgate/trunk/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5192d 15h /xgate/trunk/
58 WISHBONE Bus update. rehayes 5244d 15h /xgate/trunk/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5244d 18h /xgate/trunk/
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5260d 19h /xgate/trunk/
55 Minor change to instruction set details. rehayes 5260d 19h /xgate/trunk/
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5260d 19h /xgate/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.