OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] - Rev 85

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5047d 08h /xgate/trunk/
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5047d 08h /xgate/trunk/
83 Add subroutine quailifier. rehayes 5047d 09h /xgate/trunk/
82 Added debug module to assist in software debugging. rehayes 5048d 03h /xgate/trunk/
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5048d 04h /xgate/trunk/
80 Added IRQ bypass registers and Test bench appendix rehayes 5110d 04h /xgate/trunk/
79 Added IRQ bypass registers and Test bench appendix rehayes 5110d 04h /xgate/trunk/
78 Added IRQ bypass registers and Test bench appendix rehayes 5110d 04h /xgate/trunk/
77 Documentation update rehayes 5110d 04h /xgate/trunk/
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5133d 05h /xgate/trunk/
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5133d 06h /xgate/trunk/
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5138d 07h /xgate/trunk/
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5138d 07h /xgate/trunk/
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5138d 07h /xgate/trunk/
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5139d 09h /xgate/trunk/
70 Updated with interrupt bypass controll registers. rehayes 5139d 09h /xgate/trunk/
69 New test to verify irq interrupt priority encoder. rehayes 5139d 10h /xgate/trunk/
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5139d 10h /xgate/trunk/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5139d 10h /xgate/trunk/
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5159d 06h /xgate/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.