URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [bench/] - Rev 39

Rev	Log message	Author	Age	Path
39	delete	rehayes	5389d 02h	/xgate/trunk/bench/
37	RAM model breakout for testbench	rehayes	5389d 03h	/xgate/trunk/bench/
36	Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls.	rehayes	5389d 03h	/xgate/trunk/bench/
35	Add byte lane select input to all tasks	rehayes	5389d 03h	/xgate/trunk/bench/
27	Subversion test, no actual code changes	rehayes	5413d 20h	/xgate/trunk/bench/
21	Added timeout, total error count, and XGCHN test	rehayes	5421d 22h	/xgate/trunk/bench/
20	Added event signal for compare error tracking in top level test bench.	rehayes	5421d 22h	/xgate/trunk/bench/
19	Verilog memory image for testing	rehayes	5421d 22h	/xgate/trunk/bench/
18	Complete XGCHN test code	rehayes	5421d 22h	/xgate/trunk/bench/
13	Debug functions test code	rehayes	5435d 22h	/xgate/trunk/bench/
11	Update with Single Step debuging test	rehayes	5435d 22h	/xgate/trunk/bench/
10	Minor Cleanup	rehayes	5440d 22h	/xgate/trunk/bench/
9	Update for new testbench usage	rehayes	5441d 20h	/xgate/trunk/bench/
8	Clean up, Fix default ISR	rehayes	5441d 20h	/xgate/trunk/bench/
7	Fix to take advantage of change to sconv program.	rehayes	5447d 19h	/xgate/trunk/bench/
6	Update to create output file name from input file name by changing extension to .v	rehayes	5447d 20h	/xgate/trunk/bench/
5	Update for memory wait states, testbench and instruction decoder simplified for synthesis	rehayes	5448d 22h	/xgate/trunk/bench/
3	Clean up	rehayes	5456d 20h	/xgate/trunk/bench/
2	Initial Checkin	rehayes	5456d 20h	/xgate/trunk/bench/