OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [bench/] [verilog/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5200d 18h /xgate/trunk/bench/verilog/
65 Parameterize delays based on number of RAM wait states. rehayes 5220d 14h /xgate/trunk/bench/verilog/
62 Cleanup implicit wire declarations. rehayes 5230d 13h /xgate/trunk/bench/verilog/
60 Add ability at insert wait states on RAM access rehayes 5237d 13h /xgate/trunk/bench/verilog/
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5305d 16h /xgate/trunk/bench/verilog/
50 incremental update to match status bit changes rehayes 5321d 13h /xgate/trunk/bench/verilog/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5356d 13h /xgate/trunk/bench/verilog/
37 RAM model breakout for testbench rehayes 5384d 18h /xgate/trunk/bench/verilog/
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5384d 18h /xgate/trunk/bench/verilog/
35 Add byte lane select input to all tasks rehayes 5384d 18h /xgate/trunk/bench/verilog/
27 Subversion test, no actual code changes rehayes 5409d 11h /xgate/trunk/bench/verilog/
21 Added timeout, total error count, and XGCHN test rehayes 5417d 13h /xgate/trunk/bench/verilog/
20 Added event signal for compare error tracking in top level test bench. rehayes 5417d 13h /xgate/trunk/bench/verilog/
19 Verilog memory image for testing rehayes 5417d 13h /xgate/trunk/bench/verilog/
11 Update with Single Step debuging test rehayes 5431d 13h /xgate/trunk/bench/verilog/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5444d 13h /xgate/trunk/bench/verilog/
2 Initial Checkin rehayes 5452d 11h /xgate/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.