OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [doc/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5041d 12h /xgate/trunk/doc/
80 Added IRQ bypass registers and Test bench appendix rehayes 5104d 08h /xgate/trunk/doc/
79 Added IRQ bypass registers and Test bench appendix rehayes 5104d 08h /xgate/trunk/doc/
78 Added IRQ bypass registers and Test bench appendix rehayes 5104d 08h /xgate/trunk/doc/
70 Updated with interrupt bypass controll registers. rehayes 5133d 13h /xgate/trunk/doc/
55 Minor change to instruction set details. rehayes 5238d 13h /xgate/trunk/doc/
49 First pass with instruction set details rehayes 5254d 09h /xgate/trunk/doc/
46 Update to remove stack registers and add new register text. rehayes 5286d 08h /xgate/trunk/doc/
45 Update to remove stack registers and add new register text. rehayes 5286d 08h /xgate/trunk/doc/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5289d 09h /xgate/trunk/doc/
33 Update with some new pin information rehayes 5317d 14h /xgate/trunk/doc/
22 Updated with figures and some new features rehayes 5350d 09h /xgate/trunk/doc/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5377d 09h /xgate/trunk/doc/
2 Initial Checkin rehayes 5385d 07h /xgate/trunk/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.