OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [doc/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5098d 16h /xgate/trunk/doc/
80 Added IRQ bypass registers and Test bench appendix rehayes 5161d 12h /xgate/trunk/doc/
79 Added IRQ bypass registers and Test bench appendix rehayes 5161d 12h /xgate/trunk/doc/
78 Added IRQ bypass registers and Test bench appendix rehayes 5161d 12h /xgate/trunk/doc/
70 Updated with interrupt bypass controll registers. rehayes 5190d 17h /xgate/trunk/doc/
55 Minor change to instruction set details. rehayes 5295d 16h /xgate/trunk/doc/
49 First pass with instruction set details rehayes 5311d 13h /xgate/trunk/doc/
46 Update to remove stack registers and add new register text. rehayes 5343d 11h /xgate/trunk/doc/
45 Update to remove stack registers and add new register text. rehayes 5343d 12h /xgate/trunk/doc/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5346d 12h /xgate/trunk/doc/
33 Update with some new pin information rehayes 5374d 17h /xgate/trunk/doc/
22 Updated with figures and some new features rehayes 5407d 12h /xgate/trunk/doc/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5434d 13h /xgate/trunk/doc/
2 Initial Checkin rehayes 5442d 11h /xgate/trunk/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.