OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [doc/] [src/] - Rev 80

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 Added IRQ bypass registers and Test bench appendix rehayes 5164d 04h /xgate/trunk/doc/src/
79 Added IRQ bypass registers and Test bench appendix rehayes 5164d 04h /xgate/trunk/doc/src/
70 Updated with interrupt bypass controll registers. rehayes 5193d 09h /xgate/trunk/doc/src/
55 Minor change to instruction set details. rehayes 5298d 09h /xgate/trunk/doc/src/
49 First pass with instruction set details rehayes 5314d 06h /xgate/trunk/doc/src/
45 Update to remove stack registers and add new register text. rehayes 5346d 04h /xgate/trunk/doc/src/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5349d 05h /xgate/trunk/doc/src/
33 Update with some new pin information rehayes 5377d 10h /xgate/trunk/doc/src/
22 Updated with figures and some new features rehayes 5410d 05h /xgate/trunk/doc/src/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5437d 06h /xgate/trunk/doc/src/
2 Initial Checkin rehayes 5445d 03h /xgate/trunk/doc/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.