OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Fix lint problems, change lowest interrupt vector from 0 to 1. rehayes 4203d 16h /xgate/trunk/rtl/
92 Add sync reset to bypass register. rehayes 4594d 19h /xgate/trunk/rtl/
89 Code cleanup. rehayes 4608d 18h /xgate/trunk/rtl/
88 Updated with complete code rehayes 4682d 03h /xgate/trunk/rtl/
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4808d 17h /xgate/trunk/rtl/
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5169d 00h /xgate/trunk/rtl/
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5174d 01h /xgate/trunk/rtl/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5175d 04h /xgate/trunk/rtl/
64 Fixed more bugs related to wait states and debug mode. rehayes 5195d 00h /xgate/trunk/rtl/
63 Remove historical output ports that are no longer used. rehayes 5204d 23h /xgate/trunk/rtl/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5211d 23h /xgate/trunk/rtl/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5264d 02h /xgate/trunk/rtl/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5280d 03h /xgate/trunk/rtl/
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5296d 00h /xgate/trunk/rtl/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 21h /xgate/trunk/rtl/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 21h /xgate/trunk/rtl/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5330d 23h /xgate/trunk/rtl/
40 Update for single program counter adder rehayes 5351d 02h /xgate/trunk/rtl/
34 minor changes related to wishbone master interface rehayes 5359d 04h /xgate/trunk/rtl/
31 Cleanup for MAX_CHANNEL bus rehayes 5370d 23h /xgate/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.