OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] - Rev 97

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 Fix lint problems, change lowest interrupt vector from 0 to 1.\nDetect program counter underflow/overflow as a software error. rehayes 4205d 06h /xgate/trunk/rtl/
96 Fix lint problems, change lowest interrupt vector from 0 to 1. rehayes 4205d 07h /xgate/trunk/rtl/
92 Add sync reset to bypass register. rehayes 4596d 10h /xgate/trunk/rtl/
89 Code cleanup. rehayes 4610d 09h /xgate/trunk/rtl/
88 Updated with complete code rehayes 4683d 18h /xgate/trunk/rtl/
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4810d 08h /xgate/trunk/rtl/
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5170d 15h /xgate/trunk/rtl/
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5175d 15h /xgate/trunk/rtl/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5176d 19h /xgate/trunk/rtl/
64 Fixed more bugs related to wait states and debug mode. rehayes 5196d 15h /xgate/trunk/rtl/
63 Remove historical output ports that are no longer used. rehayes 5206d 14h /xgate/trunk/rtl/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5213d 14h /xgate/trunk/rtl/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5265d 17h /xgate/trunk/rtl/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5281d 17h /xgate/trunk/rtl/
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5297d 14h /xgate/trunk/rtl/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5331d 12h /xgate/trunk/rtl/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5331d 12h /xgate/trunk/rtl/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5332d 14h /xgate/trunk/rtl/
40 Update for single program counter adder rehayes 5352d 17h /xgate/trunk/rtl/
34 minor changes related to wishbone master interface rehayes 5360d 19h /xgate/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.