OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 Fix R1 load at boot up, add debug features rehayes 5399d 10h /xgate/trunk/rtl/verilog/
12 Single step debug working, added software error interrupt output, added WISHBONE master module, fixed control register bits rehayes 5400d 12h /xgate/trunk/rtl/verilog/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5413d 12h /xgate/trunk/rtl/verilog/
2 Initial Checkin rehayes 5421d 10h /xgate/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.