OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5380d 10h /xgate/trunk/rtl/verilog/
25 Fix connected net name rehayes 5380d 10h /xgate/trunk/rtl/verilog/
24 Delete unused inputs rehayes 5380d 12h /xgate/trunk/rtl/verilog/
17 Additions for XGCHID debug commands rehayes 5386d 09h /xgate/trunk/rtl/verilog/
15 Fix R1 load at boot up, add debug features rehayes 5399d 07h /xgate/trunk/rtl/verilog/
12 Single step debug working, added software error interrupt output, added WISHBONE master module, fixed control register bits rehayes 5400d 09h /xgate/trunk/rtl/verilog/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5413d 09h /xgate/trunk/rtl/verilog/
2 Initial Checkin rehayes 5421d 07h /xgate/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.