OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5326d 07h /xgate/trunk/rtl/verilog/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5360d 04h /xgate/trunk/rtl/verilog/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5360d 04h /xgate/trunk/rtl/verilog/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5361d 06h /xgate/trunk/rtl/verilog/
40 Update for single program counter adder rehayes 5381d 09h /xgate/trunk/rtl/verilog/
34 minor changes related to wishbone master interface rehayes 5389d 11h /xgate/trunk/rtl/verilog/
31 Cleanup for MAX_CHANNEL bus rehayes 5401d 06h /xgate/trunk/rtl/verilog/
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5401d 06h /xgate/trunk/rtl/verilog/
29 Added some constant assigments, still needs more work to complete rehayes 5401d 06h /xgate/trunk/rtl/verilog/
28 Added comment line rehayes 5401d 06h /xgate/trunk/rtl/verilog/
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5416d 08h /xgate/trunk/rtl/verilog/
25 Fix connected net name rehayes 5416d 08h /xgate/trunk/rtl/verilog/
24 Delete unused inputs rehayes 5416d 09h /xgate/trunk/rtl/verilog/
17 Additions for XGCHID debug commands rehayes 5422d 06h /xgate/trunk/rtl/verilog/
15 Fix R1 load at boot up, add debug features rehayes 5435d 04h /xgate/trunk/rtl/verilog/
12 Single step debug working, added software error interrupt output, added WISHBONE master module, fixed control register bits rehayes 5436d 07h /xgate/trunk/rtl/verilog/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5449d 07h /xgate/trunk/rtl/verilog/
2 Initial Checkin rehayes 5457d 04h /xgate/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.