OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5299d 12h /xgate/trunk/rtl/verilog/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5333d 09h /xgate/trunk/rtl/verilog/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5333d 09h /xgate/trunk/rtl/verilog/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5334d 11h /xgate/trunk/rtl/verilog/
40 Update for single program counter adder rehayes 5354d 14h /xgate/trunk/rtl/verilog/
34 minor changes related to wishbone master interface rehayes 5362d 16h /xgate/trunk/rtl/verilog/
31 Cleanup for MAX_CHANNEL bus rehayes 5374d 11h /xgate/trunk/rtl/verilog/
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5374d 11h /xgate/trunk/rtl/verilog/
29 Added some constant assigments, still needs more work to complete rehayes 5374d 11h /xgate/trunk/rtl/verilog/
28 Added comment line rehayes 5374d 11h /xgate/trunk/rtl/verilog/
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5389d 12h /xgate/trunk/rtl/verilog/
25 Fix connected net name rehayes 5389d 13h /xgate/trunk/rtl/verilog/
24 Delete unused inputs rehayes 5389d 14h /xgate/trunk/rtl/verilog/
17 Additions for XGCHID debug commands rehayes 5395d 11h /xgate/trunk/rtl/verilog/
15 Fix R1 load at boot up, add debug features rehayes 5408d 09h /xgate/trunk/rtl/verilog/
12 Single step debug working, added software error interrupt output, added WISHBONE master module, fixed control register bits rehayes 5409d 11h /xgate/trunk/rtl/verilog/
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5422d 12h /xgate/trunk/rtl/verilog/
2 Initial Checkin rehayes 5430d 09h /xgate/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.