OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 Fixed more bugs related to wait states and debug mode. rehayes 5282d 23h /xgate/trunk/rtl/verilog/
63 Remove historical output ports that are no longer used. rehayes 5292d 22h /xgate/trunk/rtl/verilog/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5299d 22h /xgate/trunk/rtl/verilog/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5352d 01h /xgate/trunk/rtl/verilog/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5368d 02h /xgate/trunk/rtl/verilog/
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5383d 23h /xgate/trunk/rtl/verilog/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5417d 20h /xgate/trunk/rtl/verilog/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5417d 20h /xgate/trunk/rtl/verilog/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5418d 22h /xgate/trunk/rtl/verilog/
40 Update for single program counter adder rehayes 5439d 01h /xgate/trunk/rtl/verilog/
34 minor changes related to wishbone master interface rehayes 5447d 03h /xgate/trunk/rtl/verilog/
31 Cleanup for MAX_CHANNEL bus rehayes 5458d 22h /xgate/trunk/rtl/verilog/
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5458d 22h /xgate/trunk/rtl/verilog/
29 Added some constant assigments, still needs more work to complete rehayes 5458d 22h /xgate/trunk/rtl/verilog/
28 Added comment line rehayes 5458d 22h /xgate/trunk/rtl/verilog/
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5474d 00h /xgate/trunk/rtl/verilog/
25 Fix connected net name rehayes 5474d 00h /xgate/trunk/rtl/verilog/
24 Delete unused inputs rehayes 5474d 01h /xgate/trunk/rtl/verilog/
17 Additions for XGCHID debug commands rehayes 5479d 22h /xgate/trunk/rtl/verilog/
15 Fix R1 load at boot up, add debug features rehayes 5492d 20h /xgate/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.