OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] - Rev 85

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5168d 03h /xgate/trunk/rtl/verilog/
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5173d 04h /xgate/trunk/rtl/verilog/
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5174d 07h /xgate/trunk/rtl/verilog/
64 Fixed more bugs related to wait states and debug mode. rehayes 5194d 03h /xgate/trunk/rtl/verilog/
63 Remove historical output ports that are no longer used. rehayes 5204d 03h /xgate/trunk/rtl/verilog/
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5211d 03h /xgate/trunk/rtl/verilog/
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5263d 05h /xgate/trunk/rtl/verilog/
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5279d 06h /xgate/trunk/rtl/verilog/
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5295d 03h /xgate/trunk/rtl/verilog/
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 00h /xgate/trunk/rtl/verilog/
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5329d 00h /xgate/trunk/rtl/verilog/
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5330d 02h /xgate/trunk/rtl/verilog/
40 Update for single program counter adder rehayes 5350d 05h /xgate/trunk/rtl/verilog/
34 minor changes related to wishbone master interface rehayes 5358d 07h /xgate/trunk/rtl/verilog/
31 Cleanup for MAX_CHANNEL bus rehayes 5370d 02h /xgate/trunk/rtl/verilog/
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5370d 02h /xgate/trunk/rtl/verilog/
29 Added some constant assigments, still needs more work to complete rehayes 5370d 02h /xgate/trunk/rtl/verilog/
28 Added comment line rehayes 5370d 02h /xgate/trunk/rtl/verilog/
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5385d 04h /xgate/trunk/rtl/verilog/
25 Fix connected net name rehayes 5385d 04h /xgate/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.