OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] [xge_mac/] [trunk/] [rtl/] [include/] - Rev 28

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 Adding parameter for max frame size antanguay 4208d 12h /xge_mac/trunk/rtl/include/
25 Timing improvements, reduced FIFO size from 1024 to 512 antanguay 4263d 13h /xge_mac/trunk/rtl/include/
24 Use FIFO's for statistics clock domain crossing antanguay 4263d 15h /xge_mac/trunk/rtl/include/
23 Adding basic packet stats antanguay 4263d 21h /xge_mac/trunk/rtl/include/
22 Added prototype system verilog testbench antanguay 4265d 17h /xge_mac/trunk/rtl/include/
12 Change interface to big endian, added serdes examples to testbench antanguay 5341d 20h /xge_mac/trunk/rtl/include/
7 New directory structure. root 5620d 05h /xge_mac/trunk/rtl/include/
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5896d 13h /xge_mac/trunk/rtl/include/
2 Initial revision antanguay 5902d 17h /xge_mac/trunk/rtl/include/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.