OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] [xge_mac/] [trunk/] [tbench/] [verilog/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 Change interface to big endian, added serdes examples to testbench antanguay 5335d 22h /xge_mac/trunk/tbench/verilog/
11 Fixed clock crossing antanguay 5441d 19h /xge_mac/trunk/tbench/verilog/
7 New directory structure. root 5614d 07h /xge_mac/trunk/tbench/verilog/
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5890d 15h /xge_mac/trunk/tbench/verilog/
2 Initial revision antanguay 5896d 18h /xge_mac/trunk/tbench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.