OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [ghdl/] - Rev 41

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 Merge remote-tracking branch 'origin.xucpu/master' into svn lcdsgmtr 2789d 23h /xucpu/trunk/ghdl/
35 Main work: create interface for instruction fetch, instruction cache,
instruction cache control and system bus.
lcdsgmtr 3108d 00h /xucpu/trunk/ghdl/
34 Added makefile for this system.
Added board simulator file for this system.
Removed simple errors from main system.
lcdsgmtr 3108d 00h /xucpu/trunk/ghdl/
16 Re-write of memory in function of initial array memory blocks. lcdsgmtr 3262d 00h /xucpu/trunk/ghdl/
11 Successful run of the simulation. Correct results. lcdsgmtr 3394d 01h /xucpu/trunk/ghdl/
10 Correct build with GHDL. lcdsgmtr 3394d 01h /xucpu/trunk/ghdl/
9 This makes sure that this GHDL configuration analyses correctly. lcdsgmtr 3394d 01h /xucpu/trunk/ghdl/
8 Rebuilding the configuration to build the first system using GHDL. lcdsgmtr 3394d 23h /xucpu/trunk/ghdl/
5 Re-organisation of repository. lcdsgmtr 3396d 00h /xucpu/trunk/ghdl/
4 Added directories for guiding implementation using Xilinx ISE and GHDL. lcdsgmtr 3431d 00h /xucpu/trunk/ghdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.