OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Bug fix: the last_state register now correctly reflects all 5-bits of the state
machine. (Useful when detecting lockups ...)		 dgisselq 3025d 00h /xulalx25soc/
26 Some bug fixes, and the long jump early branching integration. dgisselq 3025d 00h /xulalx25soc/
25 Fixing compile time warnings. dgisselq 3025d 00h /xulalx25soc/
24 Added the #define necessary to enable (and clear) SCOPE interrupts. dgisselq 3030d 22h /xulalx25soc/
23 This fixes a bug in the early branching system, and clarifies that early
branch instructions will not affect the flags. It's a basic bug fix update.		 dgisselq 3033d 10h /xulalx25soc/
22 Added the mkdatev.pl file. (Oops!) dgisselq 3036d 03h /xulalx25soc/
21 Files, not links, to replace what were once broken links in this project. dgisselq 3086d 09h /xulalx25soc/
20 Documents, borrowed from their source projects, and reproduced here. These
describe the various components of the board.		 dgisselq 3086d 09h /xulalx25soc/
19 Step one in fixing soft link poblems. The following files were soft links,
and not brought into the svn repository properly. They'll be replaced in the
next update with their full sources.		 dgisselq 3086d 09h /xulalx25soc/
18 Got the bitfile back up to speed at 80 MHz. dgisselq 3090d 00h /xulalx25soc/
17 Some basic updates, to include adding in a missing file (zipstate). Most of
these updates include making sure that the XuLA2 device can be accessed via
the USB. (Prior versions accessed the FPGA via serial port or network ...)		 dgisselq 3090d 00h /xulalx25soc/
16 Updates to allow a test of the ICAP configuration interface. dgisselq 3090d 00h /xulalx25soc/
15 WORKING VERSION! ... or, at least the memory test works. dgisselq 3091d 20h /xulalx25soc/
14 Quick bug fix. dgisselq 3091d 20h /xulalx25soc/
13 This version is now working. (It probably would've worked before, but
everything is now working.)		 dgisselq 3091d 20h /xulalx25soc/
12 Modified to match the settings I'm now using within ISE. dgisselq 3091d 22h /xulalx25soc/
11 Getting software up and running on the board for the first time. (Not there
yet, but I think these items have now proven themselves.)		 dgisselq 3091d 22h /xulalx25soc/
10 Changed the name of the memtest.s file. dgisselq 3091d 22h /xulalx25soc/
9 Bug fixes, optimizations, etc. as part of building for an actual hardware
implementation. Most notably, the speed was lowered from 80MHz down to
76 MHz.		 dgisselq 3091d 22h /xulalx25soc/
8 Added an interface description to the comments at the top of the file. dgisselq 3094d 08h /xulalx25soc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.