OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 Bug fix: the UART can now be reconfigured post-boot without a BREAK condition. dgisselq 3032d 20h /xulalx25soc/
57 Fixed the TX/RX addresses so that they match the documentation: TX first, then
RX.		 dgisselq 3040d 19h /xulalx25soc/
56 Brings code in line with the OpenCores core: parameterizes the reload value,
and the number of bits in the timer.		 dgisselq 3040d 19h /xulalx25soc/
55 Updated copyright notice. dgisselq 3040d 19h /xulalx25soc/
54 Updated copyright notice. dgisselq 3040d 19h /xulalx25soc/
53 Added a touch of error checking. dgisselq 3080d 20h /xulalx25soc/
52 This brings the XuLA2-LX25 SoC up to speed with the rest of the ZipCPU, and
prepares it for the 32x32 bit multiply instruction set change.		 dgisselq 3080d 20h /xulalx25soc/
51 Lots of bug fixes. The ugliest were in the prefetch cache, where instructions
from one cache line were being issued as valid in another. Other fixes include
pipeline fixes so that LOD (Rx),Rx; LOD(Rx),Rx works, and more. Finally, the
decode was adjusted so that brev no longer affects the flags.		 dgisselq 3090d 18h /xulalx25soc/
50 Updates to fix some broken early branching code, both in idecode and pfcache. dgisselq 3099d 21h /xulalx25soc/
49 Added some documentation to make the read and write calls easier to understand. dgisselq 3108d 21h /xulalx25soc/
48 Cleaned up the documentation a touch. It no longer reads like the bugs I used
to debug are still being debugged ...		 dgisselq 3110d 23h /xulalx25soc/
47 Fixes the "NAN" clocks/second output, as well as making input timing come closer
to a realistic timing. (I actually don't know what timing the JTAG port is
providing, but ... the new timer is closer.)		 dgisselq 3110d 23h /xulalx25soc/
46 This is a bug fix release--fixing the bug that kept dumpsdram.cpp/wbsdram.v
from working when long pipelined reads were interrupted by the necessity of
a pair of refresh cycles.		 dgisselq 3110d 23h /xulalx25soc/
45 Minor cosmetic change, eliminates a warning in Xilinx's XISE but offers no
functional difference.		 dgisselq 3114d 19h /xulalx25soc/
44 NELM parameter adjusted to reflect the maximum number of lines the compressed
scope can handle: 31, not 32.		 dgisselq 3114d 19h /xulalx25soc/
43 Commentary changes only, no substance. dgisselq 3114d 19h /xulalx25soc/
42 Minor changes. dgisselq 3114d 19h /xulalx25soc/
41 Bug fix. This was preventing dumpsdram from accurately reading back what
had been written to the RAM earlier.		 dgisselq 3114d 19h /xulalx25soc/
40 This adds to dumpsdram the capability to run over a port, such as with
busmaster_tb.		 dgisselq 3116d 06h /xulalx25soc/
39 An attempt at a bugfix. We'll see if this works any better downstream. dgisselq 3118d 01h /xulalx25soc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.