URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [rtl/] - Rev 109

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
109	This continues the updates to the wishbone-uart conversion. It fixes several bugs within wbuexec, and pipelines the compression scheme. Further, the read codeword was adjusted so that a read of 8 can be requested with six-bits, rather than requiring 12. Likewise, the dependence upon the read of 8 on incrementing the address pointer has been removed. All told, the design builds for a 200MHz Artix-7, and it has been tested with the CMod-S6. (Writing flash seems to be one of the most comprehensive tests ...)	dgisselq	2899d 05h	/xulalx25soc/trunk/rtl/
108	Minor documentation updates.	dgisselq	2899d 15h	/xulalx25soc/trunk/rtl/
106	Minor, inconsequential changes.	dgisselq	2899d 15h	/xulalx25soc/trunk/rtl/
102	Updated documentation. The documentation for these now also reflects that these were drawn from an FPGA Library project, that is shared among many FPGA builds.	dgisselq	2899d 16h	/xulalx25soc/trunk/rtl/
101	Fixed the `defines at the top so that this can be built without any CPU. This was then used to measure the impact of the CPU on the entire build, as you could now build with no CPU, and then with a CPU to compare.	dgisselq	2899d 16h	/xulalx25soc/trunk/rtl/
100	Includes updates so this can run at higher clocks speeds within an FPGA.	dgisselq	2899d 16h	/xulalx25soc/trunk/rtl/
99	Includes high-speed updates. rxuart and txuart will now run at 200MHz on an Artix-7, so should not impact timing (any more) on the XuLA platform.	dgisselq	2899d 16h	/xulalx25soc/trunk/rtl/
98	Updated copyright notices for the new year, to reflect that changes have been made in 2016.	dgisselq	2899d 16h	/xulalx25soc/trunk/rtl/
90	Reads and writes to the SD over SPI port now work. The card appears, as of now, to be fully functional.	dgisselq	2922d 20h	/xulalx25soc/trunk/rtl/
89	Bug fixes, following the adf_ce logic combining ALU/DIVIDE/FPU pipeline logic into one register, this fixes that logic so that instructions without their condition fulfilled are still "executed" and marked as done.	dgisselq	2922d 20h	/xulalx25soc/trunk/rtl/
88	Adjusted copyright date.	dgisselq	2922d 20h	/xulalx25soc/trunk/rtl/
87	Placed the interrupt into the carry chain for less logic area.	dgisselq	2922d 20h	/xulalx25soc/trunk/rtl/
86	Fine tuning the `defines, so that you can build pipelined without pipelined bus access and so forth.	dgisselq	2922d 20h	/xulalx25soc/trunk/rtl/
85	First version of the SD-SPI interface, with partial functionality. (No the empty link that was here before.)	dgisselq	2926d 17h	/xulalx25soc/trunk/rtl/
84	First part of switching to proper sdspi.v, and not just the link.	dgisselq	2926d 17h	/xulalx25soc/trunk/rtl/
83	Fixes a bug in the LX9 build whereby the flash was never ever granted permission to use the SPI port.	dgisselq	2927d 21h	/xulalx25soc/trunk/rtl/
74	Adds the SD-card capability, and connects the debug wires to/from the uartdev in case it needs to be debugged.	dgisselq	2928d 16h	/xulalx25soc/trunk/rtl/
73	Simplified logic.	dgisselq	2928d 16h	/xulalx25soc/trunk/rtl/
72	Sets XULA25 as the default.	dgisselq	2928d 17h	/xulalx25soc/trunk/rtl/
71	Needed to play with subtle timing to get this to build. Expect me to play with these two clock numbers more.	dgisselq	2928d 17h	/xulalx25soc/trunk/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [rtl/] - Rev 109

Filtering Options