| Rev |
Log message |
Author |
Age |
Path |
| 58 |
Added a rudimentary profiling support to the simulator. |
dgisselq |
3316d 01h |
/zipcpu/trunk/bench/ |
| 57 |
Some bug fixes to the dhrystone benchmark, and some compile time defines for
the test bench processor. Of the most important note is the fix to detect
lockups on the debug/wishbone bus--that has been a real help in getting the
ZipCPU installed and the debugger working on the various boards I'm working
with. (i.e., it's helped me find and figure out why/when things haven't worked)
Of other note is the new 'G' key in the testbench code, to cause the test
bench to run without user interaction until the next keystroke. This is
very valuable in long programs, as it makes getting to/from breakpoints
easier (i.e. you don't have to wait as long, hit 'G', breathe, hit 'space'
and you're there). |
dgisselq |
3326d 03h |
/zipcpu/trunk/bench/ |
| 50 |
Dhrystone benchmark updates--added the copyright notice. (Oops!) |
dgisselq |
3335d 18h |
/zipcpu/trunk/bench/ |
| 43 |
Minor edits to the C++ testbench. |
dgisselq |
3335d 19h |
/zipcpu/trunk/bench/ |
| 42 |
Oops -- forgot to add the stack. |
dgisselq |
3335d 19h |
/zipcpu/trunk/bench/ |
| 41 |
Assembly file for the Dhrystone benchmark added. |
dgisselq |
3335d 19h |
/zipcpu/trunk/bench/ |
| 40 |
Quick update, updates the assembly for the new version of the assembler. |
dgisselq |
3335d 19h |
/zipcpu/trunk/bench/ |
| 39 |
Here's the documentation update to support the pipelined read/writes of
the bus from the CPU, as well as the test file that proved they worked. |
dgisselq |
3338d 22h |
/zipcpu/trunk/bench/ |
| 36 |
*Lots* of changes to increase processing speed and remove pipeline stalls.
Removed the useless flash cache, replacing it with a proper DMA controller.
"make test" in the main directory now runs a test program in Verilator and
reports on the results. |
dgisselq |
3348d 03h |
/zipcpu/trunk/bench/ |
| 34 |
Bunches of changes, although very little changed with the core itself.
Regarding the core, some bugs were fixed within zipcpu.v (the CPU part of the
core), so that the debugger can change the program counter. The debugger
can now halt the CPU and then view, examine, and modify registers to include
the program counter, although live changes to the CC register have not been
tested.
There was also a bug in the stall handling of the wishbone bus delay line. This
has now been fixed.
Moving outwards to the system, some parameters have been added to zipsystem
to make it more configurable for whatever environment you might wish to place
it within. Other minor clean ups have taken place, mostly to the internal
documentation.
Lots of changes, though, to the assembler. The big one is the implementation
of #define macros, C style. Several buggy macros were in sys.i. These have
been fixed. The Makefile has been adjusted so that the build of test.S, which
depends upon sys.i, is now properly dependent upon sys.i for make purposes.
Further, not only will zpp, the assembler preprocessor, handle #define macros,
it will also recursive #defines. The assembler expression evaluator has also
been updated to properly handle both operator precedence, as well as modulo
arithmetic.
The master system test file, test.S, found in the sw/zasm directory has been
updated to reflect these new capabilities. (I really need to move it to the
bench/asm directory, so you may expect that change sometime later.) |
dgisselq |
3373d 22h |
/zipcpu/trunk/bench/ |
| 27 |
The big change to the test bench code in this directory is the support for
non-interactive operation. The test bench will now run in non-interactive
mode until either the CPU HALT's or executes a BUSY instruction. A 'HALT'
is deemed a test success, whereas a BUSY is deemed a test failure.
A usage() statement now informs the user what commands are available while
running the test bench interactively. (It looks a lot like the debugger looks
like, should you manage to get that up and running.)
The make file now also supports interactive and non-interactive testing via
the 'make itest' and 'make test' targets respectively. |
dgisselq |
3377d 15h |
/zipcpu/trunk/bench/ |
| 12 |
Bunch of changes while trying to get a hello world program:
1. Right shifts by 32 or more now result in zero, or all of the top bit in the
case of ASRs.
2. zdump now properly includes addresses with dumped lines.
3. zparser now properly handles immediate values via the .DAT instruction. |
dgisselq |
3401d 20h |
/zipcpu/trunk/bench/ |
| 11 |
This version works on an FPGA!!!
(Or at least the wdt.S program passes ...) |
dgisselq |
3402d 05h |
/zipcpu/trunk/bench/ |
| 10 |
Here's the watchdog timer code, as well as some pictures of the register
set. |
dgisselq |
3402d 18h |
/zipcpu/trunk/bench/ |
| 9 |
This checkin is the result of a watchdog timer test, and everything it took
to get the watchdog timer working. The timer function was simplified,
although it now uses a touch more resources--being able to count down 31
bits instead of 30. The parser was modified, since it couldn't handle
storing to register plus offsets like it was supposed to be able to. The
testbench, zippy_tb, was modified to accept an assembled machine code file
such as I might place on a board to test it.
Lots of work to get it working.
Looking at the files below, it looks like I'll need a second check in to check
in the watchdog timer test itself. |
dgisselq |
3402d 18h |
/zipcpu/trunk/bench/ |
| 8 |
Fixed the rotate left instruction to work in the zasm parser, and to be
properly referenced in the simulator. The instruction set documentation was
also adjusted to reflect what the CPU actually does. |
dgisselq |
3403d 00h |
/zipcpu/trunk/bench/ |
| 4 |
|
dgisselq |
3403d 02h |
/zipcpu/trunk/bench/ |
| 2 |
An initial load. No promises of what works or not, but this is where the
project is at. |
dgisselq |
3403d 19h |
/zipcpu/trunk/bench/ |
