OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 137

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
137 change to fit xrom. simont 7873d 12h /
136 registering outputs. simont 7873d 12h /
135 prepared start of receiving if ren is not active. simont 7879d 11h /
134 fix bug in case execution of two data dependent instructions. simont 7879d 11h /
133 fix bug in substraction. simont 7879d 14h /
132 change branch instruction execution (reduse needed clock periods). simont 7883d 05h /
131 prepare programs for new timing. simont 7883d 05h /
130 prepared programs for new timing. simont 7883d 05h /
129 updated... simont 7883d 05h /
128 chance idat_ir to 24 bit wide simont 7892d 12h /
127 fix bug (cyc_o and stb_o) simont 7892d 12h /
126 define OC8051_XILINX_RAMB added simont 7892d 12h /
125 update, add prescaler, rclk, tclk. simont 7892d 12h /
124 add support for external rom from xilinx ramb4 simont 7892d 12h /
123 fiz bug iv pcs operation. simont 7894d 08h /
122 deifne OC8051_ROM added simont 7897d 12h /
121 Change pc add value from 23'h to 16'h simont 7897d 12h /
120 defines for pherypherals added simont 7898d 09h /
119 remove signal sbuf_txd [12:11] simont 7898d 13h /
118 change wr_sft to 2 bit wire. simont 7899d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.